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P I  ABSTRACT 
Bit error rate is measured by sending a pseudo-random 
noise (PRN) code test signal simulating digital data 
through digital equipment to be tested. An incoming 
signal representing the response olf the equipment being 
tested, together with any added noise, -is received and 
tracked by being compared with a locally generated 
PRN code. Once the locally generated PRN code 
matches the incoming signal a tracking lock is obtained. 
The incoming signal is then integrated and compared 
bit-by-bit against the locally generated PRN code and 
differences between bits being compared are counted as 
bit errors. 
12 Claims, 4 Drawing Figures 
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tracking threshold, permitting bit error rate testing 
above and below the tracking threshold. 
It is an object of the present invention to provide for 
new and improved testing of the bit error rate of com- 
BIT ERROR RATE MEASUREMENT ABOVE AND 
BELOW BIT RATE TRACKING THRESHOLD 
ORIGIN OF THE INVENTION 5 munication equipment. - -  
BRIEF DESCRIPTION OF THE DRAWINGS The invention described herein was made in the per- formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 45 U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
FIG. 1 is a schematic diagram of a testing arrange- 
ment for communication equipment according to the 
FIGS. 2A and 2B are digital circuit logic diagrams of 
FIG. 3 is a voltage waveform diagram of signals 
10 present invention; 
apparatus of the present inventilon; and 
Present in the apparatus of FIG. 2. 
1. Field of the Invention 
The present invention relates to measurement of bit 
DESCRIPTION OF THE PREFERRED 
2. Description of Prior Art EMBODIMENT 
So far as is known, prior art error detection systems 
were of two general types: closed loop systems and l), a code generator for 
open loop systems. forming and applying a test digital code signal simulat- rn closed loop systems, such as in U.S. Pat. N ~ ~ .  20 ing data to communication equipment is shown. As used 
3,916,379 and 3,934,224, the signal as sent by a commu- in the present invention, the term communication equip- 
nication system under test was with the sig- ment is intended to include digital transmission and 
rial as received, requiring a signal path in addition to the communication systems, digital sub-assemblies for use 
systems, bit rate measurement of radio frequency 25 assemblies or systems. In FIG. 1, the communication equipment under bit error rate test according to the 
present invention includes a transmitter X, a receiver R (RF) communication links was difficult. 
3,914,740, a distinctive, self-identifying, pseudo-random communication link. However, it should be understood 
over a communication link to the system under test. A wired communication circuits may be tested according 
replica of the PRN sequence was formed at the receiver to the present invention as well. A testing circuit of 
sequence received over the communication link under the equipment being tested and detects bit 
test. However, this type of system required a relatively 35 therein, in a manner to be set forth. 
"clean," i.e., low noise, communication link and was G (FIG. 2A), a 
thus not suitable for bit error rate testing of low signal- pseudo-random noise (PRN) code is formed therein 
to-noise radio communication systems and links. Fur- representing pulse code modulation (PCM) data to sim- 
ther, since bit-by-bit comparison required bit synchroni- ulate digital data as an input signal to the equipment 
&on between the received PRN sequence and its rep- 40 being tested. An oscillator 10 and a frequency divider 
k a ,  bit error rate testing became difficult when the bit 12 form output clock signal 16 (FIG. 3) which is applied 
rate neared the tracking threshold of the bit synchro- to a shift register 18 (FIG. 2) and an EXCLUSIVE OR 
nizer. gate 20. 
An EXCLUSIVE OR gate 22 is connected to two of 
45 the stages of the shift register 18 to form the pseudo-ran- SUMMARY OF THE INVENTION 
Briefly, the Present invention Provides a new and dom noise code therein in a conventional manner. The 
improved apparatus for testing the bit error rate of a shift register 18 may be of any suitable number of digital 
digital communication equipment such as data transmis- stages in accordance with the desired length of the input 
sion systems as well as subassemblies or components pseudo-random noise digital data code to be formed 
thereof. A test digital code signal simulating data is 50 therein. The stages of the shift register 18 to which the 
formed and applied to the equipment being tested. An gate 22 is connected is also deteirmined by the desired 
incoming signal representing the response of the equip- length of the pseudo-random noise digital data code to 
ment to the test signal is received, and the digital code be formed in the generator G. A waveform 24 (FIG. 3) 
of the test signal is tracked SO that a simulated reproduc- indicates an example test digitail code from the shift 
tion of the test digital code signal may be formed. The 55 register 18, whose code word length is indicated there- 
incoming signal and its reproduction are multiplied above. The waveforms 16 and 24 are furnished as input 
together in tracking. The incoming signal can be signals to the gate 20 which forms a split phase pseudo- 
tracked, since only one null point occurs, when the random noise waveform 26 (FIG 3) applied as the input 
incoming code and its simulated reproduction match, at test digital code signal to the digital equipment being 
which time it is known that the simulated reproduction 60 tested. The split phase pseudo-random noise waveform 
is accurate. 26 is then transmitted through the equipment being 
Once tracking is achieved, the incoming signal is tested and applied as an incoming signal to the testing 
integrated and stored for one bit interval, sampled and circuit T (FIG. 2B). 
compared with the reproduction and any discrepancies In the testing circuit T, the incorning signal, repre- 
are noted as bit errors. 65 senting the waveform 26 together with any noise and 
With the present invention, only one communication distortion added by the equipment under test, is multi- 
line or path is required. Further, the length of the digital plied in a multiplier 28 of a tracking circuit with a track- 
code word rather than data rate is determinative of ing signal, exemplified by a waveform 30 (FIG. 3) 
error rate in communication systems and circuits. l5 
In the 
one for the system under test. Thus with closed loop in such systems, components in such sub- 
With 'pen loop systems, such as in u*sm Pat' No' and a demodulator D communicating Over a wireless 
and sent 30 that telephonic or telegraphic comm~nication over noise (PRN) sequence was used as a test 
of the under test and 'Ompared with the PRN the present invention receives an incoming signal from 
Considering now the code 
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which is formed in a manner to be set forth. The multi- test digital code signal. A word decoder circuit 54, a 
plier 28 forms an error signal which is received by a digital circuit composed of gates to Sense a reproduc- 
loop filter 32 and provided to a voltage-controlled oscil- tion of the test digital code signal, is connected in paral- 
lator (VCO) 34 to form an output signal having a fre- lel with the shift register 50 and detects when the repro- 
quency at four times the frequency of the incoming 5 duction of the test digital code signal from the shift 
signal, from which a clock signal is derived in a manner register 50 matches the test digital code signal from the 
to be set forth. A divider circuit 36 in the form of three code generating circuit G. 
cascaded divide-by-two flip-flops receives the output The output EXCLUSIVE OR gate 52 is further pro- 
from the voltage control oscillator 34 and forms three vided to an EXCLUSIVE OR gate 56 which receives 
output signals: an output signal over a conductor 36a at 10 the clock pulse from the inverter 49 and converts the 
twice the data frequency; an output signal over a con- NRZ output of gate 52 to the split-phase pseudo-ran- 
ductor 36b at the data frequency and an output signal dom tracking signal 30. The split-phase pseudo-random 
over a conductor 36c at half the data frequency. A tracking signal waveform 30 from the gate 56 is pro- 
timing circuit 40 receives the three output signals from vided as an input to the multiplier 28 to form the error 
the divider 36 and forms timing cycle or control signals 15 signal and control the tracking by the loop filter 32 and 
in accordance with the test circuit timing chart set forth the oscillator 34 in the manner set forth above. 
below: From the foregoing, it can be seen that the filter 32, 
TEST CIRCUIT TIMING CHART 
COND. COND. COND. 
0 0 0 
0 0 1 
0 1 0 BIT 1 
TIME 36a 36b 36c TIMING CYCLE SIGNALS 
Integrate SAMPLE 2 
DUMP 2 
tl 
t2 
t a  
or 
HOLD ( or 0 1 1 1 0 0 
1 0 1 SAMPLE 1 Integrate 
1 1 0 DUMP 1 BIT 2 
t4 
t5  
t6 
t. 
tn 1 1 1 
or 
DUMP 1 
As will be understood by those of ordinary skill in the 
art, numerous conventional digital gating arrangements oscillator 34, divider 36, shift register 50 and gates 52 
may be utilized within the timing circuit 40 to form the and 56 form a tracking loop to track the incoming sig- 
signals set forth in the timing chart above. For example, 35 nal. In this tracking loop, only one null occurs, when 
the BIT 2 timing signal is available on conductor 36a the incoming signal is in phase quadrature with the 
while the BIT 1 timing signal is available through an waveform 30, thereby providing ease in tracking. Also, 
inverter from the conductor 36a. Similarly, the DUMP by grouping code bits into a digital code word, the 
2 timing signal may be formed by an AND gate con- probability of error can be made so low the word can be 
nected to both the conductor 36b and the inverter form- 40 used to represent acquisition and lock. 
ing the BIT 1 signal, while the SAMPLE 2 timing sig- Returning now to the multiplier 48, such multiplier 
nal may be formed by an AND gate receiving both the receives the 90" CLOCK signal 46 as well as the incom- 
BIT 1 signal and an inverted version of the signal on ing signal and forms therefrom a product output signal 
conductor 36b. In a like manner, the DUMP 1 and which is provided to a match filter sampling circuit 60. 
SAMPLE 1 signals may be formed with AND gates 45 The sampling circuit 60 receives the output of the multi- 
and inverters on the conductor 366 in conjunction with plier 48 for successive time intervals and includes a first 
the BIT 2 signal. integrator 62 and a second integrator 64 whose opera- 
An EXCLUSIVE OR gate 42 is connected to the tions are controlled by the timing circuit 40 in accor- 
signal present on conductor 36b at a first input thereof dance with the timing chart set forth above. The first 
and at a second input thereof receives an inverted ver- 50 integrator 62 integrates the output signal from the mul- 
sion of the signal on conductor 36a from an inverter 44 tiplier 48 in response to the BIT l control signal from 
forming therefrom a 90" CLOCK signal in phase quad- the timing circuit 40 forming an output waveform indi- 
rature with the incoming signal as exemplified by a cated by a waveform 66. The integrator 64 integrates 
waveform 46 (FIG. 3). The 90" CLOCK signal 46 from the product function formed in the multiplier 48 in 
the gate 42 is provided to a multiplier 48 of the compar- 55  response to the BIT 2 control signal forming an output 
ator circuit C where the incoming signal is multiplied waveform 68. 
with the clock signal from gate 42, for reasons to be set The first integrator 62 is caused to clear its contents in 
forth. response to the DUMP 1 timing signal from the timing 
The signal at the data frequency on the conductor 36b circuit 40, while the second integrator 64 is caused to 
to the timing circuit 40 is provided through an input 60 clear itself of its contents in response to the DUMP 2 
inverter 49 as a clock signal to a shift register 50. The timing signal from the timing circuit 40. The contents of 
shift register 50 is of like capacity to the shift register 18 the integrators 62 and 64 are alternately supplied 
in the code generator circuit G and further has an EX- through a digital switch 70 to a delayed data store or 
CLUSIVE OR gate 52 connected to the output thereof sample-and-hold circuit 72 in response to SAMPLE 1 
in a like manner to the EXCLUSIVE OR gate 20 con- 65 and SAMPLE 2 control signals from the timing circuit 
nected to the register 18. Accordingly, the shift register 40. The integrator 62 transfers its contents to the sam- 
50 and gate 52 form a pseudo-random bit sequence in ple-and-hold circuit 72 through the switch 70 in re- 
non-return to zero (NRZ) form as a reproduction of the sponse to the SAMPLE 1 control signal from the timing 
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circuit 40. Similarly, the integrator 64 transfers its con- parison and detection of an identity thereto at the re- 
tents to the sample-and-hold circuit 72 through the ceiver removes the restraint placed on prior bit error 
switch 70 in response to the SAMPLE 2 control signal rate detection by the bit rate tracking threshold of the 
from the timing circuit 40. The contents transferred to bit synchronizer. Thus, with the present invention, a 
sample-and-hold circuit 72 from integrators 62 and 64 5 large system or a portion of a communication system 
are thus not actual digital data. Rather, they represent a 
statistical estimate, due to the integration of the proba- 
bility of the incoming data being a particular bit state. 
The sample-and-hold circuit 72 furnishes an output 
waveform 80 to an EXCLUSIVE OR gate 82 at a first 
input thereof. The gate 82 receives the output of the 
shift register 50 at a second input thereof. The gate 82 
serves as a comparator gate and compares the contents 
of the storing or sample-and-hold circuit 72 with a re- 
production of the test digital code signal formed in shift 
register 50 in the manner set forth above. The compara- 
tor OR gate 82 thus forms an output waveform 84. 
When the contents of the shift register 50 differ from the 
contents of the sample-and-hold circuit 72, an output 
pulse is formed, as shown in waveform 84, which is 
provided through a detector NOR gate 86 in response 
to a SAMPLE 1 or a SAMPLE 2 control signal from 
the timing circuit 40 to indicate a bit error in the incom- 
ing data, as indicated by a waveform 88. The indicator 
NOR gate 86 provides the output signal in waveform 88 
indicating a bit error to a bit error counter circuit 90 
which counts the number of bit errors indicated by the 
detector gate 82 over a testing interval. If desired, the 
counter circuit 90 may have a second counter therein 
counting the clock pulses so that a ratio of the contents 
of the bit error counter and the clock counter may be 
formed indicating the bit error rate in the digital com- 
munication equipment being tested. 
In the operation of the present invention, the code 
generator G is connected to the input of the digital 
communication equipment to be tested, and a pseudo- 
random noise (PRN) code signal simulating the pulse 
code modulation data signal is applied as a test digital 
code signal. After the signal has moved through the 
equipment being tested, it is received as an incoming 
signal at the testing circuit T. The tracking loop filter 32 
and voltage-controlled oscillator 34 begin tracking the 
incoming signal, and the shift register 50 and EXCLU- 
SIVE OR gate 52 form a reproduction of the test digital 
code signal in response to the signal from the oscillator 
34 through the inverter 49. The shift register 50 shortly 
matches the test digital code signal so that thereafter the 
reproduction of the test signal and the test signal match, 
since there is only one null in the error signal - one 
which occurs when the incoming signal 26 is in phase 
quadrature to the waveform 30. When tracking occurs, 
the incoming signal is multiplied in the multiplier 48 by 
the 90” CLOCK signal to produce an output signal 
which is alternately integrated in the integrators 62 and 
64 of the circuit 60 and sampled and stored in an inter- 
leaved manner in the circuit 72. It is to be noted that the 
output of the circuit 60 does not represent an attempt to 
precisely define whether the incoming digital data is 
“1” or “0,” but rather represents the probability that the 
detected bit is in one particular bit state. The compara- 
tor gate 82 compares the reproduction of the test digital 
code signal from the shift register 50 with the output of 
the sampling circuit 72, indicating when the two input 
signals thereto differ so that the NOR gate 86 may 
detect when the bits differ and indicate a bit error which 
is counted by the counter 90. 
Accordingly, with the present invention, the use of a 
pseudo-random noise digital code sequence with com- 
may be tested while requiring only one line, since the 
pseudo-random code sequence is determined by the 
wiring interconnections in the code generator G and the 
code length so established establishes the bit tracking 
10 threshold of the apparatus, rather than the actual bit 
rate of single digital bits. Thus, with the present inven- 
tion, bit error rates may be detected in a noisy signal due 
to the phase-lock loop tracking the noisy signal and the 
integrator circuit 40 making a best estimate of the re- 
l5 ceived group of bits for bit-by-bit comparison to deter- 
mine the bit error rate. 
If desired, the signal-to-noise ratio of the equipment 
under test may be varied and bit error rates obtained for 
each signal-to-noise ratio. The bit error rate, once mea- 
2o sured in the manner set forth above, may be used as a 
basis to adjust the circuitry of the tested equipment such 
as design changes, filter adjustments, clipping level 
changes, etc. 
The foregoing disclosure and description of the in- 
25 vention are illustrative and explanatory thereof, and 
various changes in the size, shape, materials, compo- 
nents, circuit elements, wiring cmonnection and contacts 
as well as in the details of the inlustrated circuitry and 
3o construction may be made without departing from the 
spirit of the invention. 
We claim: 
I. An apparatus for testing the bit error rate of com- 
a. means for forming and applying a test digital code 
signal simulating data to the equipment being 
tested, said means including means forming a pseu- 
do-random bit sequence for said code signal; 
b. means for receiving an incoming signal from the 
equipment in response to the test signal; 
c. tracking means for tracking the incoming signal; 
d. means responsive to said tracking means for form- 
ing a reproduction of the test digital code signal; 
e. comparator means for comparing the reproduction 
with the incoming signal to detect bit errors in the 
equipment being tested, said tracking means includ- 
ing 
i. means for deriving a clock signal from the incom- 
ing signal; 
ii. means connected to and responsive to said clock 
signal deriving means and to said means for 
forming a reproduction to produce a split phase 
pseudo-random noise tracking signal; and 
iii. means for multiplying the incoming signal with 
said tracking signal to form an error signal, said 
clock signal deriving means comprising means 
for deriving a clock signal in phase quadrature 
with the incoming signal from the incoming 
signal. 
2. The apparatus of claim I, wherein said means for 
deriving comprises: 
a. loop filter means for receiving the error signal from 
said means for multiplying; 
b. oscillator means responsive to the error signal from 
said loop filter means for forming an output fre- 
quency signal; 
c. frequency divider means far dividing the output 
frequency signal of said oscillator means; and 
munication equipment, comprising: 
35 
45 
50 
55 
60 
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d. gate means for forming clock pulses in phase quad- 
3. An apparatus for testing the bit error rate of com- 
a. means for forming and applying a test digital code 
signal simulating data to the equipment being 
tested, said means including means forming a pseu- 
do-random bit sequence for said code signal; 
b. means for receiving an incoming signal from the 
equipment in response to the test signal; 
c. tracking means for tracking the incoming signal; 
d. means responsive to said tracking means for form- 
ing a reproduction of the test digital code signal; 
and 
e. comparator means for comparing the reproduction 
with the incoming signal to detect bit errors in the 
equipment being tested, said tracking means includ- 
ing 
i. means for deriving a clock signal from the incom- 
ing signal; 
ii. means connected to and responsive to said clock 
signal deriving means and to said means for 
forming a reproduction to produce a split phase 
pseudo-random noise tracking signal; and 
iii. means for multiplying the incoming signal with 
said tracking signal to form an error signal, said 
comparator means comprising 
comparator multiplier means for multiplying the 
incoming signal with the clock signal; 
means for receiving the output of said compara- 
tor multiplier means for successive time inter- 
vals; 
means for storing the contents of said means for 
receiving; and 
comparator gate means for comparing the con- 
tents of said storing means with a reproduction 
of the test digital code signal. 
rature with the clock signal. 
munication equipment, comprising: 
4. The apparatus of claim 3, further including: 
detector gate means responsive to said comparator 
gate means for indicating bit errors when the con- 
tents of said means for storing differ from the re- 
production of the test digital code signal. 
5. The apparatus of claim 4, further including: 
bit error counter means for counting the number of 
bit errors indicated by said detector gate means. 
6. The apparatus of claim 5, further including: 
clock counter means for counting the number of 
clock pulses wherein the bit error rate may be 
determined from the ratio of the contents of said bit 
error counter and said clock counter. 
7. A method of testing the bit error rate of communi- 
cation equipment, comprising the steps of: 
a. forming and applying a test digital code signal 
simulating data to the equipment being tested, said 
code signal having a pseudo-random bit sequence; 
b. receiving an incoming signal from the equipment in 
response to the test signal; 
c. tracking the incoming signal; 
d. forming a reproduction of the test digital code 
signal; and 
e. comparing the reproduction with the incoming 
signal to detect bit errors in the equipment being 
tested, said tracking step comprising 
i. deriving a clock signal from the incoming signal 
wherein said clock signal is in phase quadrature 
with the incoming signal; 
ii. deriving a split phase pseudo-random noise 
tracking signal from the clock signal and repro- 
duction signal; and 
iii. multiplying the incoming signal with said split 
phase pseudo-random noise tracking signal to 
form an error signal. 
8. The method of claim 7, wherein said step of deriv- 
a. filtering the error signal; 
b. forming an output frequency signal in response to 
the filtered error signal; 
c. dividing the output frequency signal; and 
d. forming clock pulses in phase quadrature with the 
9. A method of testing the bit error rate of communi- 
5 
10 
15 
ing comprises: 
20 
clock signal. 
cation equipment comprising the steps of: 
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a. forming and applying a test digital code signal 
simulating data to the equipment being tested, said 
code signal having a pseudo-random bit sequence; 
b. receiving an incoming signal from the equipment in 
response to the test signal; 
c. tracking the incoming signal; 
d. forming a reproduction of the test digital code 
signal, said tracking step comprising 
i. deriving a clock signal from the incoming signal; 
ii. deriving a split phase pseudo-random noise 
tracking signal from said clock signal and said 
reproduction signal; and 
iii. multiplying the incoming signal with said split 
phase pseudo-random noise tracking signal to 
form an error signal, and 
e. comparing the reproduction with the incoming 
signal to detect bit errors in the equipment being 
tested, said step of comparing comprising 
i. multiplying the incoming signal with the clock 
ii. storing the result of said step of multiplying; and 
iii. comparing the stored result of said step of multi- 
plying with a reproduction of the test digital 
code signal. 
signal; 
10. The method of claim 9, further including: 
indicating bit errors when the stored result differs 
from the reproduction of the test digital code sig- 
nal. 
11. The method of claim 10, further including: 
counting the number of bit errors. 
12. The method of claim 11, further including: 
counting the number of clock pulses wherein the bit 
error rate may be determined from the ratio of the 
counted bit errors and counted clock pulses. * * * * *  
65 
